• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • About us
  • Research
  • Publications
  • News
  • People
  • Contact Us

High Performance Computing Laboratory

Texas A&M University College of Engineering

Peak Power Control for a QoS Capable On-Chip Network

Y. Jin, E. J. Kim, K. H. Yum

Proceedings of the 2005 International Conference on Parallel Processing (ICPP), pp.585-592, Norway, June 2005

In recent years integrating multiprocessors in a single chip is emerging for supporting various scientific and commercial applications, with diverse demands to the underlying on-chip networks. Communication traffic of these applications makes routers greedy to acquire more power such that the total consumed power of the network may exceed the supplied power and cause reliability problems. To ensure high performance and power constraint satisfaction, the on-chip network must have a peak power control mechanism. In this paper, we propose a credit-based peak power control scheme to assure power consumption to be under the given peak power constraint, without performance degradation. The peak power control scheme efficiently regulates each flow’s injection rate at the sender to minimize performance penalty. We have two different throttling schemes for real-time traffic and best-effort traffic; a rate-based throttling and an energy-budget based throttling, respectively. The simulation results on mesh networks show that the credit-based peak power control effectively prevents performance degradation and meets the peak power constraint.

© 2016–2025 High Performance Computing Laboratory Log in

Texas A&M Engineering Experiment Station Logo
  • State of Texas
  • Open Records
  • Risk, Fraud & Misconduct Hotline
  • Statewide Search
  • Site Links & Policies
  • Accommodations
  • Environmental Health, Safety & Security
  • Employment